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Field-plate trench MOSFETs (FP-MOSFETs), with the features of ultralow on-resistance 
and very low gate-drain charge, are currently the mainstream of high-performance 
applications and their advancement is continuing as low-voltage silicon power devices. 
However, owing to their structure, their output capacitance (Coss), which leads to main power 
loss, remains to be a problem, especially in megahertz switching. In this study, we propose 
a structure-based capacitance model of FP-MOSFETs for calculating power loss easily under 
various conditions. Appropriate equations were modeled for Coss curves as three divided 
components. Output charge (Qoss) and stored energy (Eoss) that were calculated using the 
model corresponded well to technology computer-aided design (TCAD) simulation, and we 
validated the accuracy of the model quantitatively. In the power loss analysis of FP-
MOSFETs, turn-off loss was sufficiently suppressed, however, mainly Qoss loss increased 
depending on switching frequency. This analysis reveals that Qoss may become a significant 
issue in next-generation high-efficiency FP-MOSFETs.  
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1. Introduction 
Power semiconductor devices are contributing to the reduction of energy consumption in 
many applications from very small mobile devices to very large power electronics systems. 
Among these, low-voltage power MOSFETs (LV-MOSFETs), which are generally classified 
into those with rated voltage in the range from 12 to 250 V, are applied in various circuits 
such as DC-DC converters of distributed power supply systems and three-phase inverters of 
motor drives. For LV-MOSFETs, historically, planar gate double-diffused MOSFETs (D-
MOSFETs) and trench gate MOSFETs (U-MOSFETs) were developed in the 1970s and the 
1980s, respectively,1) and they are currently used as matured low-cost devices. As great 
advancements of LV-MOSFET in terms of performance, field-plate trench MOSFETs (FP-
MOSFETs)2-10) and superjunction trench MOSFETs (SJ-MOSFETs)11-17) were devised in the 
1990s and commercialized in the 2000s. In both types of MOSFETs, specific on-resistance 
(RONA) could be drastically reduced with a high breakdown voltage (VB) maintained. In 
particular, the FP-MOSFETs achieved not only ultralow RONA but also very low reverse 
transfer capacitance (Crss) and gate-drain charge (Qgd) owing to the shielded-gate structure. 
Therefore, the FP-MOSFETs are currently the mainstream of high-performance applications 
and their advancements are continuing. 
In general power conversion applications, power loss occurs during both conduction 
and switching operation. The power loss consists of the following components: gate drive 
loss (PGD), conduction loss (PCON), turn-on loss (PSW(on)), turn-off loss (PSW(off)), diode 
reverse recovery charge (Qrr) loss (PQrr), and output charge (Qoss) loss (PQoss).18-20) Among 
these, it is expected that PGD can be reduced by circuit control and gate driver technologies 
such as very low impedance and very high current gate drive.21-23) Low-recovery-charge 
Shottky barrier diodes (SBD) can improve PQrr. Regarding FP-MOSFETs, it is obvious that 
there is a potential to reduce PCON, PSW(on), and PSW(off) drastically, and several power loss 
analysis has been reported so far.24-30) However, owing to their structure, the output 
capacitance (Coss) which leads to PQoss is a significant issue, especially in the case of 
megahertz switching.31)  
In this paper, we describe a structure-based capacitance model of the FP-MOSFET, 
which was proposed in a related report,32) to estimate power loss under various conditions. 
In the modeling, we consider in detail the components of capacitance for both the 
conventional D-MOSFETs and the latest slant FP-MOSFETs, and provide additional more 
comprehensive explanations of the derivation of equations. The accuracy of the model is 
validated by comparing its results with those of technology computer-aided design (TCAD) 
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simulation. For more comprehensive validation data, we present not only Coss curves and 
Qoss curves but also Crss curves and switching waveforms. By utilizing the proposed model, 
we expect that it is greatly useful for predicting the device performance of next-generation 
FP-MOSFETs. 
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2. Device structures, parameters, and basic characteristics 
Figures 1(a) and 1(b) show schematic cross sections and representative structural parameters 
of a conventional D-MOSFET and a slant FP-MOSFET. Figure 1(c) shows comprehensive 
structural parameters of the FP-MOSFET to describe the capacitance model. The FP-
MOSFET has a field plate inside a trench and the field plate is connected to a source 
electrode. In the off-state, an electric field in the drift region between trenches is reduced by 
the field-plate effect through a thick oxide. Therefore, despite the higher doping 
concentration in the drift layer than in the D-MOSFET, high VB and low RONA can be 
obtained at the same time. Moreover, as one of the latest FP-MOSFET, a slant field-plate 
structure has been devised and its superior RONA–VB characteristics have been reported.33-36) 
In the slant field-plate structure having a gradient thick oxide, the electric field is distributed 
more uniformly in the vertical direction, and the structure can achieve high MOSFET 
performance. 
In this study, we chose a 100-V-class MOSFET as a motive device, which is applied to, 
e.g., high-efficiency switching-mode power supply and a high-current motor drive inverter 
circuit. The capacitance model can be described by structural parameters such as detailed 
cell structure dimensions and impurity doping concentrations, as shown in Table I. It does 
not require any measurement of electrical characteristics. Physical constants used in the 
modeling are shown in Table II. As shown in Table I, the unit cell width (WCell) of the FP-
MOSFET is set to 2.6 m, which is smaller than that of D-MOSFET (6.0 m). Despite its 
smaller WCell, it has a drift layer concentration (ND) that is ten times higher than that of a 
conventional one. 
Before the capacitance modeling, we confirmed the basic characteristics of both 
MOSFETs using the TCAD simulator named Sentaurus Device.37) As a result, the FP-
MOSFET showed a sufficient VB of 110.1 V and an ultralow RONA of 32.8 m·mm2, which 
was approximately one-sixth of that of the D-MOSFET, as shown in Table III. Moreover, in 
the FP-MOSET, a very small RON·Crss, which approximately one-twentieth of that of the D-
MOSFET, was confirmed. These indicate good features of the FP-MOSFET. However, 
RON·Qoss is still high. Therefore, the capacitance modeling especially for Coss, which requires 
the analysis PQoss, is important.   
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3. Description of capacitance modeling 
Several analytical capacitance models for different vertical power device structures have 
been reported, e.g., those for silicon D-MOSFETs,38) silicon U-MOSFETs,39-41) and SiC D-
MOSFETs.42) In those reports, however, since the Coss components of D-MOSFETs and U-
MOSFETs are relatively simple, those modeling methods are not applied to complex-
structured FP-MOSFETs. 
 
3.1 D-MOSFET 
Figure 2(a) shows the components of Coss in the D-MOSFET. Coss is simply expressed as 
𝐶𝑜𝑠𝑠_𝐷𝑀𝑂𝑆 = 𝐶𝑑𝑠 + 𝐶𝑔𝑑.     (1) 
The drain–source capacitance Cds is a pn-junction capacitance and it is varied by the drain–
source voltage Vds. 
𝐶𝑑𝑠 = √
𝑞𝑁𝐷𝜀𝑆𝑖𝜀0
2(𝑉𝑑𝑠+𝑉𝑏𝑖)
∙
(𝑊𝐵+2𝑋𝐽𝐵_𝑙)
𝑊𝐶𝑒𝑙𝑙
    (2) 
Here, q is the elementary charge,Si0 is the permittivity of Si, WB is the p-base width, and 
XJB_l is the lateral expansion length of the p-base junction. The built-in potential Vbi is given 
by  
𝑉𝑏𝑖 =
𝑘𝑇
𝑞
ln
𝑁𝐴𝑁𝐷
𝑛𝑖
2 ,      (3) 
where k is Boltzmann’s constant, T is the absolute temperature, ni is the intrinsic carrier 
density of Si, and NA is a p-base layer concentration. 
The gate–drain capacitance Cgd is a series connection of a gate oxide capacitance (Cgox) and 
a depletion layer capacitance (Cdep). Since Crss is equal to Cgd, Crss is written as 
𝐶𝑟𝑠𝑠 = 𝐶𝑔𝑑 =
𝐶𝑔𝑜𝑥𝐶𝑑𝑒𝑝
𝐶𝑔𝑜𝑥+𝐶𝑑𝑒𝑝
.     (4) 
Furthermore, Cgox and Cdep are expressed as  
𝐶𝑔𝑜𝑥 =
𝜀𝑂𝑋𝜀0
𝑇𝑔𝑜𝑥
∙
(𝑊𝐺−2𝑋𝐽𝐵_𝑙)
𝑊𝐶𝑒𝑙𝑙
,    (5) 
𝐶𝑑𝑒𝑝 =
𝜀𝑆𝑖𝜀0
𝑊𝑑_𝑚𝑜𝑠
∙
(𝑊𝐺−2𝑋𝐽𝐵_𝑙)
𝑊𝐶𝑒𝑙𝑙
,    (6) 
where OX0 is the permittivity of SiO2, Tgox is the gate oxide thickness, and WG is the gate 
width. Wd_mos is the depletion layer width beneath the gate electrode and is given by43)  
𝑊𝑑_𝑚𝑜𝑠 =
𝜀𝑆𝑖𝑇𝑔𝑜𝑥
𝜀𝑂𝑋
(√
2𝑉𝑑𝑠𝜀𝑂𝑋2𝜀0
𝑞𝑁𝐷𝜀𝑆𝑖𝑇𝑔𝑜𝑥
2 + 1 − 1).    (7) 
By substituting Eqs. (5)–(7) into Eq. (4), the Crss model can be obtained. 
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𝐶𝑟𝑠𝑠_𝐷𝑀𝑂𝑆 = 𝐶𝑔𝑑 =
𝜀𝑂𝑋𝜀0
√
2𝑉𝑑𝑠𝜀𝑂𝑋
2𝜀0
𝑞𝑁𝐷𝜀𝑆𝑖
+𝑇𝑔𝑜𝑥
2
∙
𝑊𝐺−2𝑋𝐽𝐵_𝑙
𝑊𝐶𝑒𝑙𝑙
   (8) 
Finally, by substituting Eqs. (2), (3), and (8) into Eq. (1), the Coss model can be obtained. 
𝐶𝑜𝑠𝑠_𝐷𝑀𝑂𝑆 = √
𝑞𝑁𝐷𝜀𝑆𝑖𝜀0
2(𝑉𝑑𝑠+
𝑘𝑇
𝑞
ln
𝑁𝐴𝑁𝐷
𝑛𝑖
2 )
∙
𝑊𝐵+2𝑋𝐽𝐵_𝑙
𝑊𝐶𝑒𝑙𝑙
+
𝜀𝑂𝑋𝜀0
√
2𝑉𝑑𝑠𝜀𝑂𝑋
2𝜀0
𝑞𝑁𝐷𝜀𝑆𝑖
+𝑇𝑔𝑜𝑥
2
∙
𝑊𝐺−2𝑋𝐽𝐵_𝑙
𝑊𝐶𝑒𝑙𝑙
 (9) 
 
3.2 FP-MOSFET 
As an approach to capacitance modeling in the complex FP-MOSFET structure, we 
consider the four components of Coss, as shown in Fig. 2(b). Coss is simply expressed as 
𝐶𝑜𝑠𝑠_𝐹𝑃𝑀𝑂𝑆 = 𝐶𝑑𝑠1 + 𝐶𝑑𝑠2 + 𝐶𝑑𝑠3 + 𝐶𝑔𝑑.   (10) 
Here, Cds1 is the depletion layer capacitance of the pn-junction, Cds2 is a series connection of 
a field-plate oxide capacitance and a depletion layer capacitance along the trench side wall, 
and Cds3 is the trench bottom capacitance including the field-plate oxide and depletion layers. 
In the FP-MOSFET, however, Cgd is negligible in the case of Coss calculation, because the 
area of the parallel-plate capacitor is usually very small for optimized cell design. 
Figures 3(a)–3(c) show the TCAD-simulated FP-MOSFET half-cell structures, which 
show the Vds dependence of equal-potential contours. The potential contours of 5 V intervals 
and the depletion layer boundaries are shown as black and white lines, respectively. In each 
figure, the dominant capacitance components are Cds1, Cds2, and Cds3, respectively. 
 
3.2.1 pn-Junction capacitance. In the region of Cds1 [Fig. 3(a)], the depletion layer of 
the pn-junction extends down to the vertical direction with increasing Vds. However, the 
capacitance width in the lateral direction decreases because of the expansion of another 
depletion layer along the trench side wall caused by the field-plate effect. It is considered 
that this pn-junction capacitance Cj is divided into Cj0 and Cj1 according to the Vds condition. 
𝐶𝑑𝑠1 = 𝐶𝑗 = {
𝐶𝑗0, 𝑉𝑑𝑠 < 1(𝑉)
𝐶𝑗1, 𝑉𝑑𝑠 ≥ 1(𝑉)
.    (11) 
Cj0 is the capacitance at an early voltage including the Vbi. Cj0 is modeled similarly to 
Eq. (2) for the Cds of the D-MOSFET. 
𝐶𝑗0 = √
𝑞𝑁𝐷𝜀𝑆𝑖𝜀0
2(𝑉𝑑𝑠+𝑉𝑏𝑖)
⋅
𝑊𝑀𝑒𝑠𝑎
𝑊𝐶𝑒𝑙𝑙
,     (12) 
where WMesa is the mesa width. 
Before Cj1 modeling, we additionally explain some parameters shown in Fig. 1(c).  is 
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the angle of the field plate and it given by 
𝜃2 = tan
−1 (
𝑇𝐹𝑃𝑂𝑋_𝑏−𝑇𝐹𝑃𝑂𝑋_𝑡
𝐷𝑇−𝑋𝐽𝐵−𝑋−𝑇𝐹𝑃𝑂𝑋_𝑐
),    (13) 
where TFPOX_t and TFPOX_b are the lateral field-plate oxide thicknesses at top and bottom 
positions, respectively, TFPOX_c is the vertical field-plate oxide thickness of the center of the 
trench bottom, DT is the trench depth, and X is the length between the p-base layer depth and 
the horizontal position of the top of the field plate. 
 is the direction of the electric line of force and it is given by 
𝜃1 = tan
−1 (
𝜀𝑆𝑖
𝜀𝑂𝑋
tan 𝜃2).     (14) 
T(y) and W(y) are used to calculate the charge densities in the field-plate oxide and the silicon 
mesa region, respectively, and are given by 
𝑇(𝑦) = 𝑇𝑂𝑋(𝑦)cos 𝜃2,     (15) 
𝑊(𝑦) =
𝑊𝑆𝑖(𝑦)
cos𝜃1
,      (16) 
where y is the depth from the top of the field plate, TOX(y) is the field-plate oxide thickness 
at the position y and WSi(y) is the depletion layer width of the mesa region along the slant 
field plate at the position y. TOX(y) is expressed as  
𝑇𝑂𝑋(𝑦) =
𝑇𝐹𝑃𝑂𝑋_𝑏−𝑇𝐹𝑃𝑂𝑋_𝑡
𝐷𝑇−𝑋𝐽𝐵−𝑋−𝑇𝐹𝑃𝑂𝑋_𝑐
𝑦 + 𝑇𝐹𝑃𝑂𝑋_𝑡.   (17) 
Although W(y) varies with Vds, it has to be considered that Vds is shared by the voltage of the 
field-plate oxide (VOX) and the voltage of the silicon mesa (VSi). The relationship between 
VOX, VSi, T(y), and W(y) are expressed as  
𝑉𝑑𝑠 = 𝑉𝑆𝑖 + 𝑉𝑂𝑋,      (18) 
𝑉𝑆𝑖 =
1
2
𝐸𝑆𝑖𝑊(𝑦),     (19) 
𝑉𝑂𝑋 = 𝐸𝑂𝑋𝑇(𝑦),      (20) 
𝜀𝑆𝑖𝐸𝑆𝑖 cos 𝜃1 = 𝜀𝑂𝑋𝐸𝑂𝑋 cos 𝜃2,    (21) 
𝐸𝑆𝑖 =
𝑞𝑁𝐷
𝜀𝑆𝑖𝜀0
𝑊(𝑦),     (22) 
where ESi and EOX are the electric field strengths of the silicon mesa region and field-plate 
oxide region, respectively. W(y) is derived by solving Eqs. (18)–(22). Since y varies with Vds, 
W(y) is exactly expressed as W(Vds, y) and can be described as 
𝑊(𝑉𝑑𝑠, 𝑦) = −
𝜀𝑆𝑖 𝑐𝑜𝑠 𝜃1
𝜀𝑂𝑋 𝑐𝑜𝑠 𝜃2
∙ 𝑇(𝑦) + √(
𝜀𝑆𝑖 𝑐𝑜𝑠 𝜃1
𝜀𝑂𝑋 𝑐𝑜𝑠 𝜃2
∙ 𝑇(𝑦))
2
+
2𝜀𝑆𝑖𝜀0
𝑞𝑁𝐷
∙ 𝑉𝑑𝑠.  (23) 
Cj1 includes the effect of capacitance width decrease by W(Vds,y) and is described as 
𝐶𝑗1 =
𝜀𝑆𝑖𝜀0
𝑦0+𝑋
⋅
𝑊𝑀𝑒𝑠𝑎−2𝑊(𝑉𝑑𝑠,𝑦)
𝑊𝐶𝑒𝑙𝑙
,    (24) 
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where y0 is the depletion layer depth of the center of the mesa. 
 
3.2.2 Oxide and depletion layer capacitance along field plate. In the region of Cds2 
[Fig. 3(b)], the initial Cds2 is nearly equal to the field-plate oxide capacitance COX. With 
increasing Vds, the mesa region is depleted linearly owing to the relation 𝑦0 ∝ 𝑉𝑑𝑠 in the 
vertical direction, and the lateral depletion width under the position of y0 expands gradually 
by W(Vds,y). Thus, Cds2 is divided into two components according to the Vds condition. 
𝐶𝑑𝑠2 = {
𝐶𝑂𝑋    , 𝑉𝑑𝑠 < 1(𝑉)
𝐶𝐹𝑃(𝑉𝑑𝑠), 𝑉𝑑𝑠 ≥ 1(𝑉)
    (25) 
COX is provided by integrating field-plate oxide thickness in the depth direction. 
𝐶𝑂𝑋 =
2(𝐷𝑇−𝑋𝐽𝐵−𝑋−𝑇𝐹𝑃𝑂𝑋_𝑐)𝜀𝑂𝑋𝜀0
𝑊𝐶𝑒𝑙𝑙(𝑇𝐹𝑃𝑂𝑋_𝑏−𝑇𝐹𝑃𝑂𝑋_𝑡)
⋅ 𝑙𝑛
𝑇𝐹𝑃𝑂𝑋_𝑏
𝑇𝐹𝑃𝑂𝑋_𝑡
  (26) 
At an arbitrary position y, the charge, which is across the field plate and the depletion 
layer in the mesa region, is defined as dQ. Differential equation of dQ expresses a voltage 
change of the drain–source electric charge and described as 
𝑑𝑄
𝑑𝑉
=  𝑞𝑁𝐷
𝑑
𝑑𝑉
𝑊(𝑉𝑑𝑠, 𝑦).     (27) 
The voltage dependence capacitance CFP(Vds) is provided by integrating Eq. (27) from y0 to 
yb, which is the end of the depletion layer and is described as 
𝐶𝐹𝑃(𝑉𝑑𝑠) =
2∙∫ 𝑞𝑁𝐷
𝑑
𝑑𝑉
(𝑊(𝑉𝑑𝑠,𝑦))𝑑𝑦
𝑦𝑏
𝑦0
𝑊𝐶𝑒𝑙𝑙
.   (28) 
Finally, by substituting Eqs. (15), (17), and (23) into Eq. (28), CFP(Vds) can be obtained. 
𝐶𝐹𝑃(𝑉𝑑𝑠) =
2
𝑊𝐶𝑒𝑙𝑙
∫
𝜀𝑆𝑖𝜀0
√𝜀𝑆𝑖
2 cos2 𝜃1[𝑇𝐹𝑃𝑂𝑋_𝑡+
𝑦(𝑇𝐹𝑃𝑂𝑋_𝑡−𝑇𝐹𝑃𝑂𝑋_𝑏)
𝑋𝐽𝐵+𝑋+𝑇𝐹𝑃𝑂𝑋_𝑏−𝐷𝑇
]
2
𝜀𝑂𝑋
2 +
2𝜀𝑆𝑖𝜀0𝑉𝑑𝑠
𝑞𝑁𝐷
𝑑𝑦
𝑦𝑏
𝑦0
 (29) 
 
3.2.3 Trench bottom capacitance. In the region of Cds3 [Fig. 3(c)], when Vds increase, 
at last y0 reaches almost the same depth as that of bottom of field plate. Cds2 decreases 
continuously in the model [Eqs. (25) and (29)]. Therefore, the trench bottom capacitance 
Cds3 has to be included as a component of total Coss.  
In the trench bottom region, the depletion layer Wbtm(Vds,l) begins to expand slightly 
when Vds is greater than approximately 60 V. Wbtm(Vds,l) can be described similarly to Eq. 
(23).  
𝑊𝑏𝑡𝑚(𝑉𝑑𝑠, 𝑙) = −
𝜀𝑆𝑖 𝑐𝑜𝑠 𝜃3
𝜀𝑂𝑋 𝑐𝑜𝑠 𝜃4
∙ 𝑇(𝑙) + √(
𝜀𝑆𝑖 𝑐𝑜𝑠 𝜃3
𝜀𝑂𝑋 𝑐𝑜𝑠 𝜃4
∙ 𝑇(𝑙))
2
+
2𝜀𝑆𝑖𝜀0
𝑞𝑁𝐷
∙ 𝑉𝑑𝑠  (30) 
Here, l is the length from the center of the trench, T(l) is the oxide thickness of the trench 
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bottom, and 4 and 3 are given by  
𝜃4 = tan
−1 (
𝑙
𝑇𝐹𝑃𝑂𝑋_𝑐
),     (31) 
𝜃3 = tan
−1 (
𝜀𝑆𝑖
𝜀𝑂𝑋
tan 𝜃4).     (32) 
Thus, Cds3 is provided by integrating Wbtm(Vds,l) in the direction of the trench width from 0 
to TFPOX_b and is described as 
𝐶𝑑𝑠3 =
2∙∫ 𝑞𝑁𝐷
𝑑
𝑑𝑉
(𝑊𝑏𝑡𝑚(𝑉𝑑𝑠,𝑙))𝑑𝑙
𝑇𝐹𝑃𝑂𝑋_𝑏
0
𝑊𝐶𝑒𝑙𝑙
.   (33) 
 
3.2.4 Gate-drain capacitance. As mentioned above, in the FP-MOSFET, Cgd is 
negligible small, which is approximately two to three orders of magnitude lower than Coss. 
However, to compare it with the D-MOSFET, we carry out simplified modeling for Cgd. As 
shown in Fig. 2(b), the Cgd of the FP-MOSFET is the series connection of Cgox and Cdep, 
which is the same as in the case of the D-MOSFET. In the FP-MOSFET, Cgox and Cdep are 
expressed as 
𝐶𝑔𝑜𝑥 =
𝜀𝑂𝑋𝜀0
𝑇𝑔𝑜𝑥
∙
2(𝐷𝐺−𝑋𝐽𝐵)
𝑊𝐶𝑒𝑙𝑙
,     (34) 
𝐶𝑑𝑒𝑝 =
𝜀𝑆𝑖𝜀0
𝑊𝑑_𝑚𝑜𝑠
∙
2(𝐷𝐺−𝑋𝐽𝐵)
𝑊𝐶𝑒𝑙𝑙
.    (35) 
By substituting Eqs. (7), (34), and (35) into Eq. (4), the initial capacitance Cgd0 can be 
obtained as 
𝐶𝑔𝑑0 =
𝜀𝑂𝑋𝜀0
√
2𝑉𝑑𝑠𝜀𝑂𝑋
2𝜀0
𝑞𝑁𝐷𝜀𝑆𝑖
+𝑇𝑔𝑜𝑥
2
∙
2(𝐷𝐺−𝑋𝐽𝐵)
𝑊𝐶𝑒𝑙𝑙
.   (36) 
Unlike the D-MOSFET, in the FP-MOSFET, the capacitance width of Cgd is drastically 
reduced by the factor of W(Vds,y), as shown in Eq. (23). Thus, finally, the Crss model is 
described as 
𝐶𝑟𝑠𝑠_𝐹𝑃𝑀𝑂𝑆 = 𝐶𝑔𝑑0 ∙
𝑊𝑀𝑒𝑠𝑎−2𝑊(𝑉𝑑𝑠,𝑦)
𝑊𝑀𝑒𝑠𝑎
=
𝜀𝑂𝑋𝜀0
√
2𝑉𝑑𝑠𝜀𝑂𝑋
2𝜀0
𝑞𝑁𝐷𝜀𝑆𝑖
+𝑇𝑔𝑜𝑥
2
∙
2(𝐷𝐺−𝑋𝐽𝐵)
𝑊𝐶𝑒𝑙𝑙
∙
𝑊𝑀𝑒𝑠𝑎−2𝑊(𝑉𝑑𝑠,𝑦)
𝑊𝑀𝑒𝑠𝑎
. (37) 
 
The analytically derived Coss and Crss model equations for the D-MOSFET and FP-MOSFET 
are shown in Table IV.  
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4. Validation of proposed model 
4.1 Coss-Vds and Qoss-Vds curves 
To validate the accuracy of the proposed model, firstly, we compared the calculated Coss–Vds 
curves of the FP-MOSFET with those of TCAD simulation. Figure 4 shows the Vds 
dependence of calculated Coss and each component of the FP-MOSFET; Cj (= Cj0 + Cj1), COX, 
CFP(V), and Cds3 are drawn as the capacitances of a unit device area (cm2). In the low-voltage 
region of Vds < 1 V, Cj and COX were the dominant components of total Coss, and the sum of 
Cj and COX corresponded well to TCAD results. This initial capacitance region is very 
important for calculating Qoss and Eoss. The total Coss curves, which consist of all components, 
in the region of Vds ≥ 1 V, also showed good agreement with TCAD results.  
Figures 5(a) and 5(b) show the calculated Coss for the D-MOSFET and FP-MOSFET 
with TCAD simulation results, respectively. Here, each active area was designed to achieve 
the same RON = 10 m; therefore, 22.1 mm2 for the D-MOSFET and 3.67 mm2 for the FP-
MOSFET were defined. In both Vds linear scale [Fig. 5(a)] and Vds log scale [Fig. 5(b)], the 
Coss curves of both MOSFETs corresponded well qualitatively to TCAD results. In the 
detailed comparison for the FP-MOSFET, errors of 14 and 10% were seen at approximately 
Vds = 1 and 60 V, respectively, and another region showed less than 5%. These results indicate 
that the error occurred at the point where the Vds condition changed, as shown in Eqs. (11), 
(25), and (33). In the D-MOSFET, a maximum error of 24% was seen at Vds = 0.1 V; however, 
another region showed good results of less than 5%. The reason considered why the early 
voltage region has the error is that the spherical pn-junction of the p-base is not modeled 
very well.  
By using the proposed model, the output charge Qoss and the stored energy Eoss in the 
output capacitance are calculated as  
𝑄𝑜𝑠𝑠 = ∫𝐶𝑜𝑠𝑠𝑑𝑉,     (38) 
𝐸𝑜𝑠𝑠 = ∫𝐶𝑜𝑠𝑠𝑉𝑑𝑠𝑑𝑉.     (39) 
Figures 6(a) and 6(b) show the calculated Qoss–Vds and Eoss–Vds curves compared with TCAD 
simulation results, for the D-MOSFET and FP-MOSFET, respectively. Each active area was 
designed for the same RON of 10 m. These modeled curves corresponded well qualitatively 
to TCAD curves. In an application circuit for 100-V-rating device, an input voltage (VIN) of 
50 V is assumed generally. In the comparison between the modeled Qoss and the TCAD 
results at Vds = 50 V, only 6 and 7% errors were seen for the FP-MOSFET and D-MOSFET, 
respectively. In addition, in the case of the Eoss, there were 5 and 10% errors for the FP-
MOSFET and D-MOSFET, respectively. Therefore, it is recognized that these results are 
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sufficient to use for power loss analysis.  
As mentioned above, this study especially focuses on the PQoss of the FP-MOSFET. 
Figures 7(a) and 7(b) explain the switching operation concerning Coss. When the MOSFET 
is turned-off, Coss stores charges. Then, during the turn-on sequence, the on-current ION is 
consumed by discharging of Qoss. This becomes the energy loss Eoss, which is the Qoss loss 
of one switching cycle. 
 
4.2 Crss-Vds curves and switching waveforms 
As additional validation data, we describe the calculated Crss–Vds curves compared with 
TCAD simulation results for the D-MOSFET and FP-MOSFET, respectively, as shown in 
Figs. 8(a) and 8(b). Each active area was designed for the same RON of 10 m. In both Vds 
linear scale [Fig. 8(a)] and Vds log scale [Fig. 8(b)], the Crss curves of the D-MOSFET 
corresponded well qualitatively to TCAD results. However, there were relatively large errors 
with the maximum of 32% at approximately Vds = 0.1 and 10 V. The reason was the same as 
in the case of Coss modeling, as mentioned in Sect. 4.1. On the other hand, in the case of the 
Crss curves of the FP-MOSFET, errors of less than 10% were seen at Vds ≤ 1 V, and errors of 
less than 35% were seen at 1 V < Vds ≤ 10 V. However, larger errors occurred in the high-Vds 
region because of the small value of Cgd, which is approximately two to three orders of 
magnitude lower than Coss, as mentioned in Sect. 3.2.4.  
Figures 9(a) and 9(b) are the simply calculated turn-off switching waveforms using the 
Crss model for the D-MOSFET and FP-MOSFET, respectively, under the conditions of VIN 
= 50 V, ION = 10 A, gate resistance Rg = 1.5 , and gate current Ig = 0.83 A. Here, the turn-
off time toff is given by 
𝑡𝑜𝑓𝑓 = ∫
𝐶𝑔𝑑
𝐼𝑔
𝑑𝑉
𝑉𝐼𝑁
0
.     (40) 
As a result, toff = 18.5 ns for the D-MOSFET and toff = 1.1 ns for the FP-MOSFET were 
calculated using the proposed model. In the calculation, gate–source charge (Qgs), circuit 
resistance (Rc), and stray inductance (Ls) are not considered. 
 
4.3 Power loss analysis 
As a comprehensive evaluation of the proposed model, we estimated the power loss 
assuming a low-side MOSFET of a buck converter circuit for the D-MOSFET and FP-
MOSFET. Each active area was designed for the same RON of 10 m. The operation 
conditions were VIN = 50 V, output current IO = 10 A, duty ratio D = 80%, and switching 
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frequency fSW = 100 kHz to 2 MHz. Here, the calculated conduction loss PCON, turn-off loss 
PSW(off), and output charge loss PQoss are given by 
𝑃𝐶𝑂𝑁 = 𝐼𝑂
2𝑅𝑂𝑁𝐷,     (41) 
𝑃𝑆𝑊(𝑜𝑓𝑓) = 𝐼𝑂𝑉𝐼𝑁𝑡𝑜𝑓𝑓𝑓𝑆𝑊,    (42) 
𝑃𝑄𝑜𝑠𝑠 = 𝐸𝑜𝑠𝑠𝑓𝑆𝑊 = 𝑓𝑆𝑊 ∫ 𝐶𝑜𝑠𝑠𝑉𝑑𝑠𝑑𝑉
𝑉𝐼𝑁
0
.   (43) 
As shown in Figs. 10(a) and 10(b), all PCON values were constant at 0.8 W in both MOSFETs 
because of the same RON. PSW(off) was greatly influenced by Crss. Thus, in the D-MOSFET, 
PSW(off) was the most dominant component and increased to 7.56 W at 2 MHz, because of 
the large RON·Crss, as shown in Table III. On the other hand, in the FP-MOSFET, the total 
power loss was drastically suppressed by the low RON·Crss, and was mainly increased by 
PQoss, which depended on fSW. This analysis reveals that PQoss may become a significant issue 
in the case of high-frequency operation, in not only the latest FP-MOSFETs but also next-
generation FP-MOSFETs. 
 
4.4 Application to other MOSFET structures 
As mentioned above, we validated the proposed model for the D-MOSFET and FP-MOSFET. 
In the case of the U-MOSFET structure, the modeling method is similar that for the D-
MOSFET, which uses Cds, Cgox, and Cdep. However, additional Cgox and Cdep components of 
the trench side wall have to be considered, if the trench gate penetrates the pn-junction deeply. 
Besides, in the case of a conventional FP-MOSFET structure, which has a nearly uniform 
field-plate oxide thickness, the model may be applied. In particular, the results of calculation 
of Eqs. (17) and (26) change depending on both TFPOX_t and TFPOX_b. In our future work, we 
would like to investigate a wider application range of the proposed model. 
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5. Conclusions 
We proposed the structure-based capacitance model for the latest 100 V FP-MOSFET. The 
calculated Coss–Vds, Qoss–Vds, and Eoss–Vds curves corresponded very well to TCAD results. 
Although errors of 10-14% were seen at any points of the Coss curves, other regions showed 
less than 5% errors. Moreover, the modeling curves of Qoss and Eoss showed good accuracy, 
with errors of 6 and 5%, respectively. We analyzed the power loss depending on switching 
frequency using the model and found that the Qoss loss may become a significant issue, even 
in the latest slant FP-MOSFET. Regarding next-generation and ultimately high-efficiency 
FP-MOSFETs, it is expected that the proposed model is useful for the prediction of device 
performance. 
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Figure Captions 
 
Fig. 1. Schematic cross sections and representative structural parameters of (a) conventional 
D-MOSFET and (b) slant FP-MOSFET. (c) Comprehensive structural parameters of FP-
MOSFET (half-cell structure) to describe capacitance model. 
 
Fig. 2. Components of output capacitance (Coss) and reverse transfer capacitance (Crss) for 
D-MOSFET and FP-MOSFET. 
 
Fig. 3. TCAD simulated FP-MOSFET half-cell structures, which represent Vds dependence 
of equal-potential contours. Potential contours and depletion layer boundaries are shown as 
black lines and white lines, respectively. Three capacitance components are shown as 
dominant regions; (a) main pn-junction, (b) field-plate oxide and depletion layer along 
trench side wall, (c) field-plate oxide and depletion layer of trench bottom.  
 
Fig. 4. Coss components of FP-MOSFET calculated using proposed model compared with 
TCAD simulation results. 
 
Fig. 5. Coss–Vds curves calculated using proposed model compared with TCAD results for 
D-MOSFET and FP-MOSFET. (a) Vds linear scale and (b) Vds log scale in X-axis. Each active 
area is designed for the same RON of 10 m. 
 
Fig. 6. (a) Qoss–Vds and (b) Eoss–Vds curves calculated using proposed model compared with 
TCAD results for D-MOSFET and FP-MOSFET. Each active area is designed for the same 
RON of 10 m. 
 
Fig. 7. Explanation of switching operation concerning Coss and Qoss. 
 
Fig. 8. Crss–Vds curves calculated using proposed model compared with TCAD results for D-
MOSFET and FP-MOSFET. (a) Vds linear scale and (b) Vds log scale in X-axis. Each active 
area is designed for the same RON of 10 m. 
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Fig. 9. Switching waveforms calculated using proposed model for (a) D-MOSFET and (b) 
FP-MOSFET. 
 
Fig. 10. Estimated power losses for D-MOSFET and FP-MOSFET, assuming 50 V input, 10 
A output, 80% duty ratio, and 100 kHz-to-2 MHz switching operation. Each active area is 
designed for the same RON of 10 m. 
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Table I.  Structural parameters for 100-V-class D-MOSFET and FP-MOSFET.  
 
Symbol Parameters D-MOSFET FP-MOSFET Unit 
ND Drift layer concentration 2.8 × 1015 3.0 × 1016 atoms/cm3
NA p-Base layer concentration 5.0 × 1016 1.0 × 1017 atoms/cm3 
WCell Cell width 6.0 2.6 m 
WG Gate width 3.4 N/A m 
WB p-Base width 2.6 N/A m 
WT Trench width N/A 1.5 m 
WMesa Mesa width N/A 1.1 m 
DT Trench depth N/A 6.0 m 
DG Gate depth N/A 1.0 m
TGOX Gate oxide thickness 0.05 0.05 m 
TFPOX_t 
Field-plate 
 oxide thickness 
(top) N/A 0.1 m 
TFPOX_b (bottom) N/A 0.75 m 
TFPOX_c (center) N/A 0.75 m
XJB p-Base junction depth 0.75 0.9 m 
XJB_l p-Base junction lateral length 0.60 N/A m
 
Table II.  Physical constants. 
 
Symbol Description Property Unit 
q Elementary charge 1.60 × 1019 C
k Boltzmann’s constant 1.38 × 10−23 J/K 
T Absolute temperature 300 K 
ni Intrinsic carrier density 1.50 × 1010 atoms/cm3 
0 Permittivity in vacuum 8.854 × 10−14 F/cm 
Si Dielectric constant of Si 11.7  
OX Dielectric constant of SiO2 3.9  
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Table III.  TCAD simulated basic characteristics for 100-V-class D-MOSFET and FP-
MOSFET.  
 
Symbol Characteristics Condition D-MOSFET FP-MOSFET Unit 
VB Breakdown voltage  111.3 110.1 V 
VTH Threshold voltage Vds=10V 2.09 2.03 V 
RONA On-resistance Vgs=10 V 199.1 32.8 m·mm2 
RON·Crss FOMa)_1 Vds=50 V 1364 5.7 m·pF 
RON·Coss FOM_2 Vds=50 V 4205 2040 m·pF 
RON·Qoss FOM_3 Vds=50 V 390 309 m·nC 
a) FOM, figure of merit. 
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Table IV.  List of Coss and Crss model equations for D-MOSFET and FP-MOSFET.  
 
D-MOSFET 
𝐶𝑟𝑠𝑠_𝐷𝑀𝑂𝑆 =
𝜀𝑂𝑋𝜀0
√
2𝑉𝑑𝑠𝜀𝑂𝑋2𝜀0
𝑞𝑁𝐷𝜀𝑆𝑖
+ 𝑇𝑔𝑜𝑥
2
∙
𝑊𝐺 − 2𝑋𝐽𝐵_𝑙
𝑊𝐶𝑒𝑙𝑙
 
𝐶𝑜𝑠𝑠_𝐷𝑀𝑂𝑆 = √
𝑞𝑁𝐷𝜀𝑆𝑖𝜀0
2 (𝑉𝑑𝑠 +
𝑘𝑇
𝑞 ln
𝑁𝐴𝑁𝐷
𝑛𝑖2
)
∙
𝑊𝐵 + 2𝑋𝐽𝐵_𝑙
𝑊𝐶𝑒𝑙𝑙
+ 𝐶𝑟𝑠𝑠_𝐷𝑀𝑂𝑆 
FP-MOSFET 
𝐶𝑟𝑠𝑠_𝐹𝑃𝑀𝑂𝑆 =
𝜀𝑂𝑋𝜀0
√
2𝑉𝑑𝑠𝜀𝑂𝑋2𝜀0
𝑞𝑁𝐷𝜀𝑆𝑖
+ 𝑇𝑔𝑜𝑥
2
∙
2(𝐷𝐺 − 𝑋𝐽𝐵)
𝑊𝐶𝑒𝑙𝑙
∙
𝑊𝑀𝑒𝑠𝑎 − 2𝑊(𝑉𝑑𝑠, 𝑦)
𝑊𝑀𝑒𝑠𝑎
 
     𝑊(𝑉𝑑𝑠, 𝑦) = −
𝜀𝑆𝑖 𝑐𝑜𝑠 𝜃1
𝜀𝑂𝑋 𝑐𝑜𝑠 𝜃2
∙ 𝑇(𝑦) + √(
𝜀𝑆𝑖 𝑐𝑜𝑠 𝜃1
𝜀𝑂𝑋 𝑐𝑜𝑠 𝜃2
∙ 𝑇(𝑦))
2
+
2𝜀𝑆𝑖𝜀0
𝑞𝑁𝐷
∙ 𝑉𝑑𝑠 
𝐶𝑜𝑠𝑠_𝐹𝑃𝑀𝑂𝑆 = 𝐶𝑑𝑠1 + 𝐶𝑑𝑠2 + 𝐶𝑑𝑠3 + 𝐶𝑔𝑑 
  𝐶𝑑𝑠1 =
{
 
 
 
 
𝐶𝑗0 = √
𝑞𝑁𝐷𝜀𝑆𝑖𝜀0
2(𝑉𝑑𝑠+𝑉𝑏𝑖)
⋅
𝑊𝑀𝑒𝑠𝑎
𝑊𝐶𝑒𝑙𝑙
               , 𝑉𝑑𝑠 < 1(𝑉)
𝐶𝑗1 =
𝜀𝑆𝑖𝜀0
𝑦0 + 𝑋
⋅
𝑊𝑀𝑒𝑠𝑎 − 2𝑊(𝑉𝑑𝑠, 𝑦)
𝑊𝐶𝑒𝑙𝑙
, 𝑉𝑑𝑠 ≥ 1(𝑉)
 
  𝐶𝑑𝑠2 =
{
 
 
 
 𝐶𝑂𝑋 =
2(𝐷𝑇 − 𝑋𝐽𝐵 − 𝑋 − 𝑇𝐹𝑃𝑂𝑋_𝑐)𝜀𝑂𝑋𝜀0
𝑊𝐶𝑒𝑙𝑙(𝑇𝐹𝑃𝑂𝑋_𝑏 − 𝑇𝐹𝑃𝑂𝑋_𝑡)
⋅ 𝑙𝑛
𝑇𝐹𝑃𝑂𝑋_𝑏
𝑇𝐹𝑃𝑂𝑋_𝑡
, 𝑉𝑑𝑠 < 1(𝑉)
𝐶𝐹𝑃(𝑉𝑑𝑠) =
2 ∙ ∫ 𝑞𝑁𝐷
𝑑
𝑑𝑉 (𝑊
(𝑉𝑑𝑠, 𝑦))𝑑𝑦
𝑦𝑏
𝑦0
𝑊𝐶𝑒𝑙𝑙
                   , 𝑉𝑑𝑠 ≥ 1(𝑉)
 
     𝑊(𝑉𝑑𝑠, 𝑦) = −
𝜀𝑆𝑖 𝑐𝑜𝑠 𝜃1
𝜀𝑂𝑋 𝑐𝑜𝑠 𝜃2
∙ 𝑇(𝑦) + √(
𝜀𝑆𝑖 𝑐𝑜𝑠 𝜃1
𝜀𝑂𝑋 𝑐𝑜𝑠 𝜃2
∙ 𝑇(𝑦))
2
+
2𝜀𝑆𝑖𝜀0
𝑞𝑁𝐷
∙ 𝑉𝑑𝑠 
  𝐶𝑑𝑠3 =
2 ∙ ∫ 𝑞𝑁𝐷
𝑑
𝑑𝑉
(𝑊𝑏𝑡𝑚(𝑉𝑑𝑠, 𝑙))𝑑𝑙
𝑇𝐹𝑃𝑂𝑋_𝑏
0
𝑊𝐶𝑒𝑙𝑙
 
     𝑊𝑏𝑡𝑚(𝑉𝑑𝑠, 𝑙) = −
𝜀𝑆𝑖 𝑐𝑜𝑠 𝜃3
𝜀𝑂𝑋 𝑐𝑜𝑠 𝜃4
∙ 𝑇(𝑙) + √(
𝜀𝑆𝑖 𝑐𝑜𝑠 𝜃3
𝜀𝑂𝑋 𝑐𝑜𝑠 𝜃4
∙ 𝑇(𝑙))
2
+
2𝜀𝑆𝑖𝜀0
𝑞𝑁𝐷
∙ 𝑉𝑑𝑠 
  𝐶𝑔𝑑~0 
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